File:Metastability D-Flipflops.svg
Size of the above preview of this SVG file: 960 × 736 pixels. Other resolutions: 330 × 253 pixels | 1,280 × 982 pixels | 3,840 × 2,946 pixels.
Original file (SVG file, nominally 730 × 560 pixels, file size: 28 KB)
This is a file from the Wikimedia Commons. Information from its description page there is shown below.
Commons is a freely licensed media file repository. You can help.
Commons is a freely licensed media file repository. You can help.
Summary
| Description |
English: Metastability in digital circuits: Simplified schematic how a data line can cross different (asynchronous) clock domains (CLK_A and CLK_B) to minimize the risk of metastability with a double buffer D-Flipflop chain.
Русский: Схема возникновения метастабильного состояния в триггере тактируемом по фронту сигнала |
| Date | |
| Source | Own work |
| Author | wdwd |
| Other versions |
|
Licensing
I, the copyright holder of this work, hereby publish it under the following license:
This file is licensed under the Creative Commons Attribution-Share Alike 4.0 International license.
- You are free:
- to share – to copy, distribute and transmit the work
- to remix – to adapt the work
- Under the following conditions:
- attribution – You must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.
- share alike – If you remix, transform, or build upon the material, you must distribute your contributions under the same or compatible license as the original.
File history
Click on a date/time to view the file as it appeared at that time.
| Date/Time | Thumbnail | Dimensions | User | Comment | |
|---|---|---|---|---|---|
| current | 17:56, 1 October 2017 | | 730 × 560 (28 KB) | GliderMaven | Fixed logic/timing error on diagram waveform |
| 18:46, 21 January 2017 |  | 730 × 560 (28 KB) | GliderMaven | minor change to the waveform to make it more characteristic of metastability | |
| 18:04, 5 December 2015 |  | 730 × 560 (27 KB) | Wdwd | add arrows | |
| 18:03, 5 December 2015 |  | 730 × 560 (27 KB) | Wdwd | add arrows | |
| 20:44, 25 November 2015 |  | 730 × 560 (27 KB) | Wdwd | == {{int:filedesc}} == {{Information |Description={{en|Metastability in digital circuits: Simplified schematic how a data line can cross different (asynchronous) clock domains (CLK_A and CLK_B) to minimize the risk of metastability with a double buffer... |
File usage
The following page uses this file:
Global file usage
The following other wikis use this file:
- Usage on de.wikipedia.org
- Usage on fa.wikipedia.org
- Usage on he.wikipedia.org
- Usage on id.wikipedia.org
- Usage on uk.wikipedia.org
- Usage on zh.wikipedia.org
